



UNITED STATES PATENT AND TRADEMARK OFFICE

PAJ

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/660,926	09/13/2000	Nobuaki Tokushige	900-348	7467
23117	7590	04/01/2004		
NIXON & VANDERHYE, PC 1100 N GLEBE ROAD 8TH FLOOR ARLINGTON, VA 22201-4714			EXAMINER HU, SHOUXIANG	
			ART UNIT 2811	PAPER NUMBER

DATE MAILED: 04/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/660,926	TOKUSHIGE, NOBUAKI
	Examiner Shouxiang Hu	Art Unit 2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE ____ MONTH(S) FROM
THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 15 January 2004.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1,4-11 and 24 is/are pending in the application.
 - 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) Claim(s) ____ is/are allowed.
- 6) Claim(s) ____ is/are rejected.
- 7) Claim(s) ____ is/are objected to.
- 8) Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 12 May 2003 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. ____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. ____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____ . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: ____ . |

DETAILED ACTION

Response to Arguments

1. In view of the Appeal Brief filed on January 15, 2004, PROSECUTION IS HEREBY REOPENED. New rejections are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
- (2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the subject matter that two opposite type MOSFETs with contact regions formed in the element isolation region in combination with well(s) formed in the bottom substrate must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

3. Claims 1, 4-11 and 24, insofar as being supported by elected Species I along with Species II, are objected to because of the following informalities and/or defects:

Claims 1, 7 and 24 each recite the subject matter that at least one transistor is formed on a semiconductor layer; but they each fail to clarify that only a portion of the transistor is formed on the semiconductor layer, as at least another portion of it is formed in the semiconductor layer.

The term of "applied via separate of said contact potion" as recited in claim 1 appears to be hardly comprehensible.

Claims 4 and 8 each recite the limitation of "the bias voltages are applied to the well; while in claims 1 and 7, each defines that the bias voltages are not for "the well" alone, but also being applied to the (well of the) other of the two transistors.

Claims 6 and 10 each recite the subject matters that the two wells are electrically isolated from each other, but each fail to clarify that they are only separated from each other by a portion of the substrate, and there still has a diode-type coupling between the two wells (see Fig. 4d), instead of being exactly electrically isolated from each other.

Claims 10 fails to define the relationship between the "plurality of wells" and the recited P/N type wells.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1, 4-11 and 24 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Each of claims 1, 7 and 24 recites the subject matters that the active regions of the first and second transistors are substantially completely depleted simultaneously in the standby state. However, the original disclosure lacks an adequate description regarding how the two active regions of CMOS-type-paired transistors can be substantially completely depleted simultaneously at the standby state, given the fact that the standby state is still an operative state in which the individual gate thresholds have been increased/decreased, so that the leaking current can be reduced during the off state; and that when paired CMOS-type transistors are in an operative state, only one of the two transistors is in the off state, while the other one is in the on state, even though they may also be in the standby state. It is not clear how the on-state transistor can also have a completely depleted active region.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 4-11 and 24, insofar as being in compliance with 35 U.S.C. 112, and as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 103(a) as being unpatentable over Burr (US 6,072,217) in view of Yamaguchi (US 5,557,231) and/or 96-12470 ("K'470"; Korean Patent Publication, of record).

Burr discloses a fully-depleted-type semiconductor device (see Figs. 5, 6 and/or 7), comprising: a first MOS transistor (with gate 518; n-type) with source and drain regions (512, 514) in a semiconductor layer formed on a semiconductor substrate (510; p-type); buried insulating film (508); a first back gate formed of a p-type well (540/544) in substrate (510); a second back gate formed of an N-type well (542/546) in the substrate underlying a second MOS transistor (with gate 526; p-type).

Burr further teaches to tune the threshold voltages of the transistors to reduce the leakage current in their standby state (see col. 2, lines 4-8). Although Burr does not explicitly disclose that such tuning of threshold voltages involves applying different bias voltages to the two back gates in the active and standby states, such changes of bias voltages are well recognized as being essential in the art in order to achieve low leakage and low power consumption in the standby state and fast speed in the active state, as evidenced in the prior art such as Yamaguchi (see Figs. 16-18).

Although Burr does not expressly disclose that back gate structure can further comprise a contact portion of a contact region formed in a device isolation region that isolates it from the semiconductor layer, one of ordinary skill in the art would readily recognize that a back-gate contact portion can be readily formed in a device isolation region which isolates it from the semiconductor layer for forming the contact to the back gate with improved device isolation without wasting additional spaces, as evidenced in K'470 (see the contact portion 31 formed in the device isolation region 16 which isolates it from the semiconductor layer (including 14) in Fig. (D)).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the back-gate bias of Yamaguchi and the back-gate contact structure of K'470 into the semiconductor device of Burr, so that a semiconductor device with desired active/standby states and with improved device isolation without wasting additional spaces would be obtained.

Regarding claims 1 and 4-6, it is noted that one of ordinary skill in the art would readily recognize that a back-gate diffusion well in the bottom substrate can be as wide as being also underlying the source/drain regions, so as to ease the patterning and alignment requirements, as further evidenced in K'470 (see the well 24 which extends laterally beyond the edges of the source/drain regions).

Response to Arguments

5. Applicant's arguments with respect to claims 1, 4-11 and 24 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

6. Applicant's amendment filed on May 12, 2003, necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is 571-272-1654. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SH
March 29, 2004



EDDIE LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800